

Flash 型 FPGA 单粒子瞬态脉冲分段滤除电路设计

史方显, 曾立, 王森, 曹建勋, 权妙静
(北京航空航天大学宇航学院, 北京 100191)

摘要: 为提高 FPGA 在辐射环境条件下的抗单粒子脉冲(SET)的能力, 设计了一种由多个延时单元和并联逻辑保护单元(Guard Gate, GG)构成的 SET 脉冲分段滤除电路, 将 SET 脉冲处理延时减小至传统方法的 10.42%~49.8%, 从而提高电路对 SET 脉冲的处理能力, 同时占用的逻辑资源未有明显增加。

关键词: 单粒子瞬态脉冲; 逻辑保护单元; Flash 型 FPGA

中图分类号: TN402 文献标识码: A 文章编号: 1000-7180(2016)02-0063-05

Segmented Filtering Circuit for SET Pulse in Flash-based FPGAs

SHI Fang-xian, ZENG Li, WANG Miao, CAO Jian-xun, QUAN Miao-jing

(School of Astronautics, Beihang University, Beijing 100191, China)

Abstract: A segmented filtering circuit with delay units and guard gates is proposed to filter SET pulses with different width, considering the range and distribution of SET pulse widths produced in FPGA and the propagation induced pulse broadening. Dividing the widths of SET pulses into several intervals, parallel guard gates with different delay buffers generate corresponding results to different intervals. According to the results, this circuit selects the output in the shortest time, improving the performance on dealing with SET pulses. Simulation results in Fusion family flash-based FPGA indicate that, compared to traditional methods, the segmented filtering circuit can cut the filtering delay of SET pulse in critical path down to 10.42%~49.8%, while power consumption decreasing and no hardware resource increase.

Key words: single event transient; guard gate; flash-based FPGA

作者简介:

史方显 男,(1992-),硕士研究生,研究方向为 FPGA 系统设计, E-mail: zyl1415209@buaa.edu.cn.

曾立 男,(1976-),博士,副教授,研究方向为空间环境仪器科学与工程.

王森 女,(1988-),硕士研究生,研究方向为 FPGA 系统设计.

曹建勋 男,(1990-),硕士研究生,研究方向为空间电子技术.

权妙静 女,(1989-),硕士研究生,研究方向为空间电子技术.