

一种宽电源电压快速响应的 LDO 设计

酒耐霞 1, 2, 王立新 1

(1 中国科学院 微电子研究所, 北京 100029; 2 中国科学院大学, 北京 100049)

摘要: 基于 $0.35 \mu m$ 工艺, 设计了一种工作在 $15\sim30 V$ 的宽电源电压的高电源抑制比 (PSRR)、快速瞬态响应的线性 LDO。该 LDO 主要包含电源电压预调节模块、基准源模块、误差放大器模块。电源电压预调节模块, 降低输入电压波动范围, 同时采用了 PSRR 增强电路, 提高 LDO 的线性稳定性和 PSRR; 误差放大器模块, 采用了一种带正反馈增益增强差分放大器电路, 提高了电路的增益, 同时采用双环反馈技术, 提高 LDO 的瞬态响应速度。仿真结果表明: 输出电压为 $5 V$, PSRR 低频时为 $128 dB$, $100 kHz$ 时为 $60 dB$, 瞬态响应时间为 $0.1 \mu s$ 。

关键词: 宽电源电压; 反向嵌套米勒补偿; 快速响应; 电源抑制比

LDO design for fast response of wide power supply voltage

JIU Nai-xia^{1,2}, WANG Li-xin¹

(1 Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China;

2 University of Chinese Academy of Sciences, Beijing 100049, China)

Abstract: Based on the $0.35 \mu m$ process, a high power supply rejection ratio (PSRR) and fast transient response linear LDO was designed. The LDO consists of a power supply voltage pre-regulation module, a reference source module and an error amplifier module. The power supply voltage pre-regulation module reduces the input voltage fluctuation range. Meanwhile, PSRR enhancement circuit is adopted to improve the linear stability of LDO and PSRR. The error amplifier module adopts a differential amplifier circuit with positive feedback gain to improve the gain of the circuit, and at the same time adopts double-loop feedback technology to improve the transient response speed of LDO. Simulation results show that the output voltage is $5 V$, the PSRR low frequency is $128 dB$, $100 kHz$ is $60 dB$, and the transient response time is about $0.1 \mu s$.

Key words: wide power supply voltage; reverse nested miller compensation; fast transient response; power supply rejection ratio

作者简介:

酒耐霞 女, (1994-), 硕士研究生. 研究方向为 DC/DC 电路设计以及功率半导体器件开发.

E-mail: jiunaixia@ime.ac.cn.

王立新 男, (1976-), 博士, 研究员, 博士生导师. 研究方向为半导体器件的开发及器件可靠性研究和电源管理、智能驱动等模拟电路.