基于局部动态自重构的微系统芯片低功耗设计研究

陆振林1,2,赵元富1,焦 烨1,韩逸飞1,赵光忠1

(1 北京微电子技术研究所,北京 100076;2 中国航天电子技术研究院,北京 100094)

摘 要:针对航天综合电子系统小型化对国产微系统芯片低功耗的设计要求,提出了一种基于局部动态自重构技术的片内动态时钟管理解决方案.分析微系统芯片功耗的构成,确定了以降低芯片动态功耗为切入点,采用集成数字时钟管理单元 DCM 替换晶振作为加速处理单元 DSP 芯片的时钟源.根据任务执行需求,应用局部动态重构技术,适时动态调整 DSP 的工作时钟,以降低空负载下芯片的能量损耗.测试结果表明,所提出的方案在保证实时性的同时,有效地降低微系统芯片的整体功耗.

关键词: 微系统芯片; 低功耗; 动态时钟; 局部动态重构

中图分类号: TN4

文献标识码: A

文章编号: 1000-7180(2015)11-0142-05

Research on Low-power Micro-System-Chip Design Based on Partial Dynamic Self-Reconfiguration

LU Zhen-lin^{1,2}, ZHAO Yuan-fu¹, JIAO Ye¹, HAN Yi-fei¹, ZHAO Gguang-zhong¹

(1 Beijing Microelectronics Technology Institute, Beijing 100076, China; 2 Chinese Aerospace Electronic Technology Research Institute, Beijing 100094, China)

Abstract: For design demand of downsizing domestic system-on-chip power, which is in order to meet requirement of aerospace electronic system, the dynamic clock management solution based on partial sel-reconfiguration technology is proposed. By analyzing the system-on-chip power composition, reduce the chip dynamic power is determined as the starting point. The integrated digital clock management unit is used as chip clock of accelerated processing unit DSP other than crystal. According to the task execution needs, DSP chip's clock is dynamic adjusted to reduce the chip energy loss. The test results indicated that the proposed scheme effectively reduces the power consumption of the system-on-chip and guarantees real-time.

Key words: micro-system-chip; low-power; dynamic clock; partial dynamic self-configuration technology

作者简介:

陆振林 男,(1983-),博士后. 研究方向为微系统集成、重构计算、演化计算等. E-mail:luzhl_772@126. com.

赵元富 男,(1962-),研究员,博士生导师,IEEE 高级会员.

研究方向为微系统集成设计、超大规模集成电路设计、抗辐射加固数字电路设计等.

焦 烨 女,(1988-),硕士,工程师. 研究方向为微系统集成设计,可重构计算方向研究.

收稿日期: 2015-01-28; 修回日期: 2015-03-13

基金项目: 科工局民用航天基金(2014537);北京市自然基金(4312016)