

## 一种改进型比例积分环路滤波器的设计

胡建来, 李 磊

(电子科技大学 电子科学技术研究院, 四川 成都 611731)

**摘 要:** 为改善系统由于非线性 Bang-Bang 鉴相器的引入而导致的系统非线性, 提出了一种改进型数字环路滤波器, 能够根据相位误差的大小, 自动调整环路系数, 提高了系统线性度. 在 AMS 数模混合电路仿真环境中, 仿真了采用此环路滤波器的时钟数据恢复电路. 仿真结果表明, 相比于采用传统环路滤波器的时钟数据恢复电路, 采用该结构的时钟数据恢复电路的线性度最高可提高 60%.

**关键词:** Bang-Bang 鉴相器; 数字环路滤波器; AMS; 时钟数据恢复

## An Improved Design of Proportional-Integral Digital Loop Filter

HU Jian-lai, LI Lei

(Research Institute of Electronic Science and Technology, UESTC, Chengdu 611731, China)

**Abstract:** To improve the linearity of system using nonlinear Bang-Bang phase detector, this paper presents a proposed digital loop filter (DLF) with coefficients that adapt to relative magnitude of the phase error, improved system linearity. In AMS digital and analog simulation environment, clock and data recovery adopting the proposed DLF is simulated. The simulation results shows that the linearity of the clock and data recovery adopting proposed DLF increases by 60% at most compared to adopting conventional proportional-integral DLF.

**Key words:** Bang-Bang phase detector; digital loop filter; AMS; clock and data recovery (CDR)

**作者简介:**

胡建来 男, (1990- ), 硕士研究生. 研究方向为数模混合集成电路设计. E-mail: 18215548179@126.com.

李 磊 男, (1982- ), 博士, 副研究员. 研究方向为超大规模集成电路设计.