

基于排序网络的大数逻辑门电路设计

孙 宇¹, 郭 靖², 朱 磊³

(¹工业和信息化部电子第五研究所, 广东 广州 510610;

² 中北大学 电子测试技术重点实验室和仪器科学与动态测试教育部重点实验室, 山西 太原 030051;

³ 齐齐哈尔大学 通信与电子工程学院, 黑龙江 齐齐哈尔 160006)

摘 要: 针对传统大数逻辑门 (Majority Logic Gate, MLG) 高开销的问题, 构造了基于排序网络的 MLG 电路, 并以 8 输入的排序网络为例, 使用两个 4 输入排序网络、四个与门以及 1 个或门来实现大数逻辑值. 采用 VerilogHDL 编写代码, 使用 ModelSim 仿真工具进行了功能验证. 相比于传统的 MLG, 该电路可以有效地缩小 45.11% 的面积、降低 60.43% 的功耗和减小 35.44% 的延迟冗余. 仿真结果表明, 构造的电路可以完成正确的大数逻辑功能.

关键词: 存储器; 大数逻辑门; 排序网络; 单粒子翻转

Design of Majority Logic Gate Circuitry Based on Sorting Networks

SUN Yu¹, GUO Jing², ZHU Lei³

(¹ The Fifth Institute of Electronics of Ministry of Industry and Information Technology,
Guangzhou 510610, China;

² Key Laboratory of Electronic Testing Technology, and Ministry of Education Key Laboratory of
Instrumentation

Science and Dynamic Testing, North University of China, Taiyuan 030051, China; ³ School of
Communication and

Electronic Engineering, Qiqihaer University, Qiqihaer 160006, China)

Abstract: The Majority Logic Gate (MLG) has already been used to improve the reliability of memories. As to the issue of high overheads for Majority Logic Gate, a novel MLG circuitry based on Sorting Networks is proposed. An 8-input MLG example, realized in Verilog HDL and simulated by ModelSim, has been shown to explain the structure, which includes two 4-input sorting network, four and-gates and an or-gate. Compared with the traditional MLG circuitry, the proposed circuitry can reduce 45.11% area, 60.43% power, and 35.44% delay overheads respectively. The obtained results have shown that the proposed circuitry can achieve Majority Logic function rightly.

Key words: memory; majority logic gate (MLG); sorting networks; single event Upset (SEU)

作者简介:

孙 宇 男, (1983-), 博士, 工程师. 研究方向为超大规模集成电路可靠性设计与测试技术.

E-mail: Sunyu5088@163.com.