

用于 16 bit SAR ADC 的高精度比较器的设计

侯 斌, 莫亭亭

(上海交通大学, 微电子学院, 上海 200240)

摘 要: 设计了一款可用于 16 bit 精度, 1 MS/s 采样率逐次逼近型模数转换器(SAR ADC)的高精度比较器. 为了实现高精度, 整个比较器使用了五级预放大器与可再生锁存器, 并采用输出失调存储(OOS)的失调电压消除方法, 有效降低比较器的失调电压. 在 16 bit 精度下, 噪声也成为会影响精度的关键因素, 设计中采用了一种新型的预放大器带宽优化方法对 RMS 噪声和比较器功耗进行优化. 在 TSMC 0.18 μm 工艺下, 在 Cadence Spectre 环境下的仿真结果表明, 该比较器在 3.4 mW 的功耗下实现输入失调电压标准差 5.8 μV , RMS 噪声 16 μV , 满足 16 bit SAR ADC 的精度要求.

关键词: 低失调电压; 低噪声; 带宽优化; 比较器

Design of High Resolution Comparator for 16 Bit SAR ADC

HOU Bin, MO Ting-ting

(School of Microelectronics, Shanghai Jiao Tong University, Shanghai 200240, China)

Abstract: This paper presents a low noise low offset comparator used in a 1 MSPS 16 bit successive approximation register analog to digital converter (SAR ADC). The comparator is composed of five stages preamplifier and a regenerative latch. The output offset storage technique is used to further reduce offset voltage. In the design of 16bit SAR ADC, RMS noise becomes another key factor restricting the resolution. A novel bandwidth optimization method for preamplifier stages is used to achieve lower noise and lower power consumption. Implemented in TSMC 0.18 μm CMOS technology and simulated in Cadence Spectre, the proposed comparator achieves low RMS noise of 16 μV and low offset standard deviation of 5.8 μV with 3.4 mW power consumption, satisfying the stringent requirement of 16 bit SAR ADC.

Key words: low offset; low noise; bandwidth optimization; comparator

作者简介:

侯 斌 男, (1992-), 硕士研究生. 研究方向为射频模拟集成电路设计、数模混合电路设计.

E-mail: nevermoresai@163.com.

莫亭亭 女, (1978-), 博士, 副教授. 研究方向是应用于无线通信的射频、微波集成电路, CMOS 功率放大器.