

一种多数据集混合累加电路设计

胡 浩, 贺光辉

(上海交通大学 微电子学院, 上海 200240)

摘 要: 提出了一种包含输入缓存 FIFO、加法器及其控制逻辑、存储单元三个部分的电流注入累加模块 (Node Injected Current Accumulation, NICA), 解决了流水线阻塞大, 控制逻辑复杂、累加混合的问题, 并在此基础上采取分批处理的方式, 减少了累加的延时, 最终节省了硬件资源. 在 Virtex-7 690T 开发板上综合布线后, 得到了较好的硬件资源消耗结果, 满足了 EMTP 系统的实时性仿真要求.

关键词: 电磁暂态仿真; FPGA; 流水线; 累加器

An Architecture Design for Multiple Datasets Accumulation

HU Hao, HE Guang-hui

(School of Microelectronics, Shanghai Jiaotong University, Shanghai 200240, China)

Abstract: This paper propose an NICA (Node Injected Current Accumulation) module consists of FIFO, adder with control logic and memory. We solve the problem of large blocking, complex control logic, hybrid accumulation. On this basis, with the method of batching, we reduce the delay, finally save the hardware resources. Using a Xilinx Virtex-7 FPGA as the target device, we implement our designs and present good performance.

Key words: electro-magnetic transient; FPGA; pipeline; accumulation

作者简介:

胡 浩 男, (1990-), 硕士研究生. 研究方向为数字电路设计. E-mail: huhao_sjtu@163.com.

贺光辉 男, (1980-), 博士, 副教授. 研究方向为无线通信和多媒体系统的信号处理算法优化和 VLSI 架构设计.