

锗硅外延工艺优化对28 nm PMOS器件性能的改善

李 帅 1 , 蔡小五 2 , 隋振超 3

(1 中国科学院大学 微电子学院, 北京 100029; 2 中国科学院 微电子研究所,
北京 100029; 3 中芯国际集成电路制造有限公司, 北京 100176)

摘要: 在 28 nm CMOS 技术节点, 锗硅技术在器件沟道产生压应力可以提高 PMOS 电学性能。在选择性锗硅外延工艺基础上对锗含量进行细化阶梯分布, 此阶梯式分布能避免因锗含量过高产生位错而进一步提高总体应力效果。通过研究发现, 薄膜堆叠层的厚度和锗元素浓度是影响器件性能的重要因素, 实验对堆叠层厚度和锗浓度同时改变比单独改变一种影响因素获得的器件性能更好, 器件的饱和电流和漏电流的性能 ($I_{dsat}-I_{off}$) 可以提高 7%, 同时, 器件阈值电压和饱和电流的性能 ($V_{tsat}-I_{dsat}$)、器件阈值电压和漏电流 ($V_{tsat}-I_{off}$) 性能、漏致势垒降低 (DIBL) 效应也有相应的改善。

关键词: 锗硅外延; 薄膜堆叠层; 器件性能; PMOS 器件

Improvement of 28 nm PMOS device performance by

SiGe EPI technology optimization

LI Shuai 1 , CAI Xiao-wu 2 , SUI Zhen-chao 3

(1 College of Microelectronics, University of Chinese Academy of Sciences, Beijing 100029,
China;

2 Institute of Microelectronics, Chinese Academy of Science, Beijing 100029, China;

3 Semiconductor Manufacturing International Corporation(SMIC), Beijing 100176, China)

Abstract: In the 28nm CMOS technologynode,Silicon germanium technology produces compressive stress in the device channel to improve PMOS electrical performance.Germanium are doped in stepped way based on selective silicon germanium epitaxial process,it can avoid the occurrence of dislocations due to higher dose of germanium and further improve the overall stress effect.Besides research, The thickness of the thin film stack and the concentration of germanium are important factors affecting device performance.Simultaneously changing the thickness of the stacked layer and the germanium concentration is better than the performance ofdevice obtained by separately changing one of the influencing factors.On state current and off state current performance($I_{dsat}-I_{off}$) can improve 7%,simultaneously, $V_{tsat}-I_{dsat}$ performance, $V_{t}-I_{off}$ performance and DIBL also have obvious improvement.

Key words: SiGe EPI; film stack; device performance; PMOS device

作者简介:

李 帅 男, (1992-), 硕士. 研究方向为微电子器件与工艺.E-mail:lee251113@126.con.

蔡小五 男, (1979-), 博士, 正高级工程师.研究方向为智能功率集成电路设计、智能高边功率开关、体硅和 SOI 高压半桥驱动电路设计、低边驱动电路设计、体硅 BCD 和 SOIBCD 工艺研究、功率器件 VDMOS 设计、集成电路 ESD 保护设计.

隋振超 男, (1982-), 硕士, 正高级工程师.研究方向为工艺整合与微电子器件.