

# 基于多核网络处理器的时间感知整形技术研究是实现

贾正义<sup>1,2</sup>, 陈晓<sup>1,2</sup>, 王劲林<sup>1,2</sup>, 叶晓舟<sup>1,2</sup>

(1 中国科学院声学研究所, 北京 100190; 2 中国科学院大学电子电气与通信工程学院, 北京 100049)

**摘要:** 时间感知整形 (Time Aware Shaper, TAS) 是时间敏感网络 (Time-Sensitive Network, TSN) 的关键机制, 对于 TAS 的研究与实现具有重要意义. 基于多核网络处理器设计了 TAS 机制功能模块结构和 TAS 引擎处理流程, 针对由于内核时钟与 PTP (Precision Time Protocol) 时钟存在误差而导致的时隙长度偏差问题, 提出了调整保护时隙算法来校正时隙. 最后, 基于 Cavium 多核网络处理器实现了 TAS 机制, 实验结果表明: TAS 机制可以按照预配置时隙发包; 增加保护时隙调整, 可以有效的校正时隙误差, 增加 TAS 机制的鲁棒性.

**关键词:** 时间敏感网络; TSN; 时间感知整形; 多核网络处理器

## Research and implementation of Time-Aware Shaping

### mechanism based on multi-core network processor

JIA Zheng-yi<sup>1,2</sup>, CHEN Xiao<sup>1,2</sup>, WANG Jin-lin<sup>1,2</sup>, YE Xiao-zhou<sup>1,2</sup>

(1 Institute of Acoustics, Chinese Academy of Sciences, Beijing 100190, China;

2 School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences, Beijing 100049, China)

**Abstract:** The Time-Sensitive Networks (TSN) provides important network technology support for “Made in China 2025” plan. The design and implementation of the Time Aware Shaper (TAS), the fundamental mechanism of TSN, is of great significance. In this paper, based on the multi-core network processor, we propose a method for quantifying the bandwidth into time slots and design the function module structure and the processing flow of the TAS mechanism. Moreover, for the problem of time slot length variation caused by the error between the CPU clock and the PTP (Precision Time Protocol) clock, we propose a protection band adjustment algorithm to correct the time slot of the port. Finally, we develop the TAS mechanism based on the Cavium multi-core network processor. The experimental results show that the TAS mechanism can send packets according to the pre-allocated time slots. Besides, enabling the protection band adjustment can effectively correct the time slot error and increase the robustness of the TAS mechanism.

**Key words:** Time-Sensitive Networks; Time Aware Shaper; multi-core network processor

**作者简介:**

贾正义 男, (1991-), 博士研究生. 研究方向为软件定义网络、时间敏感网络.

E-mail: jiazy@dsp.ac.cn

陈晓 男, (1964-), 硕士, 研究员. 研究方向可编程网络、软件定义网络.

王劲林 男, (1964-), 硕士, 研究员. 研究方向为 5G 网络与信息安全、时间敏感网络.

叶晓舟 男, (1980-), 博士, 研究员. 研究方向 5G 网络与信息安全.