嵌入式 GPU 中 U 型存储布局 tile 缓存的设计与实现

郝 武,杜慧敏,张丽果,黄世远 (西安邮电大学 电子工程学院,陕西 西安 710121)

摘 要:针对嵌入式 GPU tile 缓存在线性布局和 Z 型布局写回时由于地址跨度大而导致 cache 频繁冲突缺失的问题,设计了一种支持多级 U 型存储布局的 tile 缓存,使像素数据写回的地址连续,减少 cache 的冲突缺失,提高 cache 命中率.实验结果表明,当配置不同尺寸的 tile 缓存时,U 型布局相对于线性布局 cache 命中率提高 4%~13%,相对于 Z 型布局 cache 命中率提高 1%~9%.

关键词:嵌入式 GPU; tile 缓存; U 型布局

Design and implementation of embedded GPU tile buffer with

U-Order layout

HAO Wu, DU Hui-min, ZHANG Li-guo, HUANG Shi-yuan (School of Electornic Engineering, Xi' an University of Posts and Telecommunications, Xi' an 710121, China)

Abstract: Aiming at solving the problem that cache frequent conflict misses in linear layout and Z-layout write back of embedded GPU tile buffer caused by the large address spans, a tile buffer supporting multi-level U-layout is designd, which makes the address continuous when the pixel data is written back, reduces the cache conflict misses and improves the cache hit rate. The experimental results show that when configuring tile buffers of different sizes, the U-layout improves the hit rate by 4%~13% compared to the linear layout cache, and increases the hit rate by 1%~9% compared to the Z-layout.

Key words: embedded GPU; tile buffer; U-order layout 作者简介:

郝 武 男,(1992-),硕士.研究方向为计算机体系结构.

E-mail: 476666755@gg.com.

杜慧敏 女,(1966-),博士.研究方向为集成电路设计、计算机体系结构.

张丽果 女,(1979-),博士.研究方向为集成电路设计.

黄世远 男,(1992-),硕士.研究方向为计算机体系结构.