

基于 BCH 算法的高速缓存纠错方案研究

王珍珍¹, 杨志涛², 王晶^{1,3}, 张伟功^{1,4}

(¹ 首都师范大学 信息工程学院 北京 100048; ² 唐山现代工控技术有限公司, 河北 唐山 063000; ³ 北京成像技术高精尖创新中心, 北京 100048; ⁴ 电子系统可靠性技术北京市重点实验室, 北京 100048)

摘要: 针对抗辐射微处理器的容错需求, 特别是在高速缓存中由单粒子效应造成的多位翻转故障, 设计了一种高速缓存纠错方案, 以 LEON2 处理器为研究平台, 分别对指令 Cache 和数据 Cache 的标记存储器和数据存储器设计并行的 BCH 编码器和译码器, 实现多达 4 位错误的检测. 针对检测到的多位错误, 利用存储层次特征, 实现对故障的有效规避. 以 LEON2 处理器为研究平台的仿真结果证明, 该方案能够有效应对高速缓存中单粒子效应所引发的多位错误, 并且方案的资源开销和性能开销都比较小, 为未来纳米级微处理器的容错设计提供了支撑.

关键词: BCH 码; 单粒子效应; 并行; 高速缓存; 纠错

Research of Cache Error Detection and Correction

Based on BCH Algorithm

WANG Zhen-zhen¹, YANG Zhi-tao², WANG Jing^{1,3}, ZHANG Wei-gong^{1,4}

(¹ College of Information Engineering, Capital Normal University, Beijing 100048, China;

² Tangshan Modern Control Co., Ltd, Tangshan 063000, China

³ Beijing Advanced Innovation Center for Imaging Technology, Beijing 100048, China;

⁴ Beijing Key Laboratory of Electronic System Reliability and Prognostics, Beijing 100048, China)

Abstract: A solution of cache error detection and correction based on LEON2 processor was brought forward in this paper, to meet the fault tolerance requirements of radiation hardened microprocessor, especially for Multi-Bit Upset caused by single event effect in cache. Rather, parallel BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder were designed for tag memory and data memory of instruction cache and data cache, which could achieve error detection up to four bits. Also it could handle the faults effectively after checking out them. Experimental results based on LEON2 showed that this design could efficiently handle multi-bit error due to single event effect in cache, and its resource and performance overhead was acceptable, thus it would support for fault tolerance design of the future nanoscale microprocessor.

Key words: BCH codes; single event effect; parallel; cache; error detection

作者简介:

王珍珍 女, (1988-), 硕士研究生. 研究方向为处理器容错技术. E-mail: wangzz062087@163.com.

杨志涛 男, (1986-), 学士. 研究方向为智能控制与无线通信技术.

王晶 女, (1982-), 博士, 讲师. 研究方向为计算机网络、操作系统和系统软件.

张伟功 男, (1967-), 博士, 研究员, 博士研究生导师. 研究方向为嵌入式计算机系统结构与容错技术、高可靠高性能处理器与 SoC 设计方法、高性能计算与数据处理等.