

# 基于 UVM 的 DBF 系统模块级可重用验证平台的实现

邓庆勇 1,朱 鹏 1,习建博 1,2

(1 中国电子科技集团第三十八研究所 数字技术中心, 安徽 合肥 230088;

2 中国电子科技集团第三十八研究所 孔径阵列与空间探测安徽省重点实验室, 安徽 合肥 230088)

**摘要:** 针对雷达系统中 FPGA 验证系统搭工作量大, 验证覆盖率低等现存问题, 基于 FPGA+DSP 结构中 FPGA 模块结构的特点, 采用 UVM (通用验证方法学) 搭建通用模块的验证平台, 大大提高验证平台重用性、验证覆盖率和验证效率.最后, 以多路复用分数延迟滤波器模块为例, 编写测试激励和参考模型, 实现对多路复用分数延迟滤波器的快速验证.

**关键词:** UVM; 验证平台; 功能验证; 可重用

## The Implementation of Universal Verification Platform for Sub-model of DBF System Based on UVM

DENG Qing-yong 1 , ZHU Peng 1 , XI Jian-bo 1,2

(1 Digital Technology Center, No. 38 Research Institute, China Electronic Technology Group Corporation,

Hefei 230008,China;Key Laboratory of Aperture Array and Space Application, No. 38 Research Institute,

China Electronic Technology Group Corporation, Hefei 230008,China)

**Abstract:** In the radar system, DBF(digital beam forming) system usually adopts FPGA+DSP, Aimed at the FPGA in DBF system, based on UVM(Universal Verification Methodology), we established a Universal Verification Platform for DBF FPGA model, to enhance the verification platform reusability and verification coverage ratio, the verification platform can improve verification efficiency. Finally, based on the universal verification platform, by means of add test stimulations and reference model to verify an fractional delay filter model in DBF system.

**Key words:** UVM; testbench; function verification; reusable

**作者简介:**

邓庆勇 男, (1987-), 博士, 工程师.研究方向为雷达系统、雷达信号处理、FPGA 测试.  
E-mail:dqy19870509@sina.com.

朱 鹏 男, (1987-), 硕士, 工程师.研究方向为雷达系统、雷达信号处理、FPGA 测试.

习建博 男, (1986-), 博士, 工程师.研究方向为雷达系统、雷达信号处理、FPGA 测试.