

# 一种可重构计算系统的微架构设计与实现

柴 镇<sup>1</sup> , 柴志雷<sup>1, 2</sup> , 吴 东<sup>2</sup>

(<sup>1</sup> 江南大学 物联网工程学院, 江苏 无锡 214122;

<sup>2</sup> 数字工程与先进计算国家重点实验室, 江苏 无锡 214125)

**摘 要:** 为了推动 FPGA 计算的大规模应用, 设计并实现了一种基于动态部分可重构机制的 FPGA 计算系统微架构. 该架构提供了一套提升 FPGA 开发效率的用户开发模式, 可在 FPGA 中支持 SIMD/MIMD 并行计算模式, 并通过可重构计算单元的通信支持流水计算模式. 实验结果表明, 该架构在保持 FPGA 计算系统高性能、低功耗优势的同时, 可有效地简化用户的编程模式.

**关键词:** 可重构计算; 动态部分可重构; 编程模式; FPGA

## Design and Implementation of Micro Architecture for

### Reconfigurable Computing System

CHAI Zhen<sup>1</sup> , CHAI Zhi-lei<sup>1, 2</sup> , WU Dong<sup>2</sup>

(<sup>1</sup> School of Internet of Things, Jiangnan University, Wuxi 214122, China;

<sup>2</sup> State Key Laboratory of Mathematical Engineering and Advanced Computing, Wuxi 214125, China)

**Abstract:** In order to promote the large-scale application of FPGA computation, a micro architecture of FPGA based on dynamic partial reconfiguration mechanism is designed and implemented. The architecture provides a set of user-development mode that can improve the development efficiency of FPGA, which can support SIMD/MIMD parallel computing mode in FPGA, and supports pipeline mode through communication of reconfigurable units. The experimental results show that the architecture can effectively simplify the user's programming mode while maintaining the high performance and low power consumption of FPGA computing system.

**Key words:** reconfigurable computing; dynamic partial reconfiguration; programming mode; FPGA

作者简介:

柴 镇 男, (1992-), 硕士研究生. 研究方向为嵌入式系统与软件.

E-mail: 1481834704@qq.com.

柴志雷 男, (1975-), 博士, 副教授. 研究方向为嵌入式系统设计技术、高性能视觉系统、基于 FPGA 的可重构计算和 FPGA 操作系统等.

吴 东 男, (1971-), 博士, 高级工程师. 研究方向为 FPGA 高效能计算机.